Quasi-Floating Gate Based High Precision Current Mirror

Authors

  • D. Rajesh ECE department, Malla Reddy College of Engineering Hyderabad, India Author
  • Dr. N. Raj Author
  • Dr. P. John Paul ECE department, Malla Reddy College of Engineering Hyderabad, India Author

DOI:

https://doi.org/10.61841/m7866n77

Keywords:

Gate-Driven, Floating-gate, Quasi-floating gate, Current Mirror, Compliance voltage, Bandwidth, Power

Abstract

Current mirror (CM) is a basic building block of several mixed signal circuits such as analog to digital converter, filter etc. The performance metrics of current mirror are its current transfer error ratio, input and output resistances, low input and output compliance voltages and bandwidth response. Out of these metric the current transfer error ratio is more significant parameter as it defines the accuracy of current copying capability in its dynamic range. Various topologies have been proposed with minimum current transfer error ratio. Such errors are greatly affected by the device mismatch governing of its construction parameters. The paper is targeted to achieve minimum current transfer error ratio at sub-volt supply. The proposed circuit uses a feedback loop from input to output and vice versa which enables it to compensate the error responsible of current mismatch. The design is simulated on 180nm node with the help of HSpice simulator

Downloads

Download data is not yet available.

References

[1] Aggarwal, B., Gupta, M., & Gupta, A. K. (2013). Analysis of low voltage bulk-driven self-biased high swing cascode current mirror. Microelectronics Journal, 44(3), 225–235.

[2] Azhari, S. J., Baghtash, H. F., & Monfaredi, K. (2011). A novel ultra-high compliance, high output impedance low power very accurate high performance current mirror. Microelectronics Journal, 42(2), 432–439.

[3] Allen, P. E., & Holberg, D. R. (2002). CMOS Analog Circuit Design (2nd ed.). Oxford University Press.

[4] Garimella, L., Garimella, J., Ramirez-Angulo, J., Lopez-Martin, A. J., & Carvajal, R. G. (2005). Low-voltage high performance compact all cascode CMOS current mirror. Electronics Letters, 41(25), 1359–1360.

[5] Gupta, M., & Pandey, R. (2010). FGMOS based voltage-controlled resistor and its applications. Microelectronics Journal, 41(1), 25–32.

[6] Gupta, M., & Pandey, R. (2011). Low-voltage FGMOS based analog building blocks. Microelectronics Journal, 42(6), 903–912.

[7] Gupta, M., Aggarwal, B., & Gupta, A. K. (2013). A very high performance self-biased cascode current mirror for CMOS technology. Analog Integrated Circuits and Signal Processing, 75(1), 67–74.

[8] Gupta, R., & Sharma, S. (2012). Quasi-floating gate MOSFET based low voltage current mirror. Microelectronics Journal, 43(7), 439–443.

[9] Hedayati, H. (2004). A low-power low-voltage fully digital compatible analog-to-digital converter. 16th International Conference on Microelectronics (ICM), 227–230.

[10] John Paul, P., & Raj, N. (2017). Reliable low voltage circuit design techniques. International Journal of Advanced Research in Engineering, 3(4), 32–38.

[11] Manoharan, R., Rajesh, M., Gnanasekar, J. M., et al. (2020). Selection of intermediate routes for secure data communication systems using graph theory and grey wolf optimization in MANETs. IET Networks.

[12] Ramirez-Angulo, J., Sawant, M.-S., Lopez-Martin, A. J., & Carvajal, R. G. (2005). Compact implementation of high performance CMOS current mirror. Electronics Letters, 41(10), 570–572.

[13] Ramirez-Angulo, J., Carvajal, R. G., Tombs, J., & Torralba, A. (2001). A low-voltage CMOS op-amp with rail-to-rail input and output signal swing. IEEE Transactions on Circuits and Systems-II, 48(1), 111–116.

[14] Ramirez-Angulo, J., Choi, S. C., & Gonzalez-Altamirano, G. (1995). Low voltage circuit building blocks using multiple-input floating-gate transistors. IEEE Transactions on Circuits and Systems-I, 42(11), 971–974.

[15] Ramirez-Angulo, J., Urquidi, C., Gonzalez-Carvajal, R., Torralba, A., & Lopez-Martin, A. (2003). A new family of very low voltage analog circuits based on quasi floating gate transistors. IEEE Transactions on Circuits and Systems-II, 50, 214–220.

[16] Ramirez-Angulo, J., Lopez-Martin, A. J., Gonzalez-Carvajal, R., & Munoz-Chavero, F. (2004). Very low voltage analog signal processing based on quasi floating gate transistors. IEEE Journal of Solid State Circuits, 39, 434–442.

[17] Raj, M. (2020). Streamlining radio network organizing enlargement towards microcellular frameworks. Wireless Personal Communications. https://doi.org/10.1007/s11277-020-07336-9

[18] Rajesh, M., & Gnanasekar, J. M. (2017). Path observation-based physical routing protocol for wireless ad hoc networks. Wireless Personal Communications, 97, 1267–1289. https://doi.org/10.1007/s11277-017-4565-9

[19] Raj N., & Sharma, R. K. (2010). A high swing OTA with wide linearity for design of self-tuneable resistor. International Journal of VLSI Design & Communication System (VLSICS), 1(3), 1–11.

[20] Raj N., Singh, A. K., & Gupta, A. K. (2011). Modeling of human voice box in VLSI for low power biomedical applications. IETE Journal of Research, 57(4), 345–353.

[21] Raj, N., Singh, A. K., & Gupta, A. K. (2014). Low-power high output impedance high bandwidth QFGMOS current mirror. Microelectronics Journal, 45(8), 1132–1142.

[22] Raj, N., Singh, A. K., & Gupta, A. K. (2014). Low-voltage bulk-driven self-biased cascode current mirror. Electronics Letters, 50(1), 23–25.

[23] Raj, N., Singh, A. K., & Gupta, A. K. (2015). Low Voltage High Output Impedance Bulk-driven Quasi-Floating Gate Cascode Current Mirror. Circuit System & Signal Processing Journal, 35(8), 2683–2703.

[24] Raj, N., Singh, A. K., & Gupta, A. K. (2016). High performance current mirrors using quasi-floating bulk. Microelectronics Journal, 52(1), 11–22.

[25] Raj, N., Singh, A. K., & Gupta, A. K. (2016). Low-voltage high performance bulk-driven quasi-floating gate self-biased cascode current mirror. Microelectronics Journal, 52(1), 124–133.

[26] Raj, N., Singh, A. K., & Gupta, A. K. (2017). Low Voltage High Bandwidth Self-biased High Swing Cascode Current Mirror. Indian Journal of Pure and Applied Physics, 55(4), 245–253.

[27] Raj, N., & Gupta, A. K. (2015). Analysis of operational transconductance amplifier using low power techniques. Journal of Semiconductor Devices and Circuits, 1(3), 1–9.

[28] Raj, N., & Gupta, A. K. (2015). Multifunction filter design using BDQFG Miller OTA. Journal of Electrical and Electronics Engineering (EEEIJ), 4(3), 55–67.

[29] Raj, N., Singh, A. K., & Gupta, A. K. (2015). Low power circuit design techniques: A survey. International Journal of Computer Theory and Engineering, 7(3), 172–176.

[30] Ren, L., Zhu, Z., & Yang, Y. (2005). Design of ultra low voltage op-amp based on quasi floating gate transistor. Solid-State Integrated Circuit Technology, 2, 1465–1468.

[31] Rodriguez-Villegas, E., Jimenez, M., & Carvajal, R. G. (2007). On Dealing with the Charge Trapped in FGMOS Transistors. IEEE Transactions on Circuits and Systems-II: Express Briefs, 54(2), 156–160.

[32] Sharma, S., Rajput, S. S., & Jamuar, S. S. (2006). FGMOS Current Mirror: Bandwidth Enhancement. Analog Integrated Circuits and Signal Processing, 46(3), 281–286.

[33] Sharma, S., Rajput, S. S., & Jamuar, S. S. (2008). Floating-gate MOS structures and applications. IETE Technical Review, 25(6), 338–345.

[34] Torralba, J., Galán, L., Lujan-Martinez, C., Carvajal, R. G., Ramirez-Angulo, J., & Lopez-Martin, A. (2008). Comparison of programmable linear resistors based on quasi-floating gate MOSFET. IEEE ISCAS, 1712–1715.

[35] Xu, G. Z., & El-Masry, E. I. (2004). A regulated body-driven CMOS current mirror for low voltage applications. IEEE Transactions on Circuits and Systems, 51, 571–577.

Downloads

Published

29.05.2020

How to Cite

D. Rajesh, N. Raj, & P. John Paul. (2020). Quasi-Floating Gate Based High Precision Current Mirror. International Journal of Psychosocial Rehabilitation, 24(10), 1197-1208. https://doi.org/10.61841/m7866n77